Skip to main content

FILE FORMATES (.LIB)

Comments

  1. Hi Friends
    Give me some valuable suggestions about this post
    I will be update with your suggestions

    ReplyDelete
  2. Sir please explain physical verification in tool point of view

    ReplyDelete
    Replies
    1. Showing tool point of view in blog may cause copy right issue from company side

      Mostly i will post from my level best,
      Thanks for suggestion

      Delete

Post a Comment

Popular posts from this blog

Sanity checks before floorplan in Physical Design

Sanity checks before floorplan in Physical design Sanity checks are an important step for physical design engineers to make sure that the inputs received for physical design are correct and consistent. Any issues in the input may cause problems in the later stages. So it is important to perform the sanity checks in the initial stage that is when the design is loaded in PnR tool and before the start of the floorplan. Here is a list of checks which must be performed before floorplan of design. Figure-1: Sanity checks before floorplan Library Check: In library check, basically, we validate the libraries before starting the physical design by checking the consistency between the physical and logical library.  It also checks the quality of both libraries and reports the error if any. The cells used in the design must be present in the logical as well as in the physical library. Innovus commands: check_design -physicalLibrary :  This command will check the physical library and repor...

Why we are not checking the hold before CTS?

  Why we are not checking the hold before CTS? Ans: Before CTS, clock is ideal that means exact skew is not there. All the clocks reaching the flops at the same  Time. So, we dont have skew and transition numbers of the clock path, but this information is sufficient to  perform setup analysis since setup violation depends on the data path delay. Clock is propagted only after CTS  (actual clock tree is built, clock buffers are added & clock tree hierarchy, clock skew, insertion delay comes into  picture) and that's why hold violations are fixed only after CTS.